

⑫

EUROPEAN PATENT APPLICATION

⑲ Application number: **87308923.9**

⑤① Int. Cl.⁴: **H 01 L 29/91**

⑳ Date of filing: **08.10.87**

③① Priority: **08.10.86 JP 239658/86**

④③ Date of publication of application:
13.04.88 Bulletin 88/15

⑧④ Designated Contracting States: **DE FR GB IT**

⑦① Applicant: **NIPPONDENSO CO., LTD.**
1, 1-chome, Showa-cho
Kariya-shi Aichi-ken (JP)

⑦② Inventor: **Tsuzuki, Yukio 15, Aza Bishamon**
Oaza Hishilike Kouda-cho
Nukata-gun Aichi-ken (JP)

Yamaoka, Masami
195, Shindandome Sasame-cho
Anjo-shi Aichi-ken (JP)

Muto, Hiroshi
Nippondenso Seimei-ryo 3-406 7-12, Tenno-cho
Kariya-shi Aichi-ken (JP)

⑦④ Representative: **Hartley, David et al**
c/o Withers & Rogers 4 Dyer's Buildings Holborn
London, EC1N 2JT (GB)

⑤④ **Improved structure and manufacturing method for thin-film semiconductor diode device.**

⑤⑦ A structure and manufacturing method for a thin film semiconductor device consisting of a single diode or a plurality of diodes connected in series, the device being formed of at least one pair of mutually adjacent P-type (23a) and N-type (23b) regions formed in a layer of polycrystalline silicon (23) deposited on an insulating film (22) upon a substrate (21), to thereby define at least one PN junction. Each of the P-type regions and N-type regions is shaped as a rectangle, with opposite ends of each PN junction formed between these regions being respectively defined by two opposing sides of the polycrystalline silicon layer. Since each of the PN junctions is substantially rectilinear, an even distribution of current flow through each PN junction is attained, whereby a high resistance to destruction and an extremely stable value of reverse bias breakdown voltage are achieved.

EP 0 263 711 A2

D scription**IMPROVED STRUCTURE AND MANUFACTURING METHOD FOR THIN-FILM SEMICONDUCTOR DIODE DEVICE****BACKGROUND OF THE INVENTION**

The present invention relates to a structure and method of manufacture for a semiconductor device which is configured as a one or more PN junctions within a polycrystalline silicon layer formed upon a thermal oxidation insulating film which covers a surface of a semiconductor substrate.

Semiconductor devices are known in the art which are formed as PN junctions upon an insulating film that is formed over a semiconductor substrate, for example as described in Japanese patent laid-open No. 58-151051, and in U.S. patent No. 4,492,974. Since no parasitic action occurs within such a semiconductor device, a plurality of elements can readily be configured as a set of PN junctions which are connected in series, and such a device has a wide range of applicability. For example, such a device is suitable for use as a temperature sensing element which employs the diode forward voltage temperature characteristic.

Figs 1, 2 and 3 show a specific example of a prior art semiconductor device which is configured as a plurality of diodes connected in series. Fig. 1 shows a cross-sectional view, Fig. 2 a plan view, and Fig. 3 the electrical circuit of the device. Reference numeral 10 denotes a semiconductor substrate having an insulating film 11 formed on a main surface thereof. A layer of polycrystalline silicon 12, referred to in the following as a polycrystalline silicon "island", is formed upon a predetermined region of the insulating film 11. Regions of the polycrystalline silicon island 12 are selectively doped with phosphorus or boron by ion implantation, to form a plurality of successively adjacently positioned annular N⁺ regions 12a and P⁺ regions 12b, disposed mutually concentric, in a successively alternating manner as shown. An oxide film 13 is formed over this polycrystalline silicon island 12, and a surface protection film 14 is then formed thereon. Lead-out apertures are then formed, and electrodes 15a and 15b are then formed to respectively contact the innermost one of the N⁺ regions 12a and the outermost one of the N⁺ regions 12a. This completes the manufacture of the semiconductor device.

However with such a semiconductor device, the current-carrying capacity of the PN junctions is determined by the maximum current density per unit length of a PN junction. Thus, the current-carrying capacity of the entire semiconductor device is determined by that of the PN junction which has the shortest junction length, i.e. the peripherally innermost PN junction. As a result, an increase in the current-carrying capacity of such a device can only be attained by increasing the length of this peripherally innermost PN junction. Hence, the length of the peripherally outermost PN junction must be increased accordingly, whereby the overall area which is occupied by the PN junctions of the device may become excessively large, i.e. the efficiency of area

utilization is low. Furthermore with such a prior art configuration, one of the P⁺ regions 12b is disposed at the peripherally inward side of each of the N⁺ regions 12a, i.e. regions of different conduction type are disposed closely adjacent. Similarly, there is an N⁺ region 12a disposed at the peripherally inward side of each P⁺ region 12b, and corner portions of the resultant P-N junctions are formed, at which there is a high concentration of current flow. As a result, the level of applied energy at which device destruction begins (i.e. where applied energy is defined as the product of voltage applied across the device and device current) is lowered due to the excessive concentration of current flow which occurs at each of these PN junction corner portions.

SUMMARY OF THE INVENTION

It is a first objective of the present invention to provide a thin-film diode semiconductor device which is capable of providing a high degree of device integration.

It is a second objective of the present invention to provide a thin-film diode semiconductor device having a high value of energy at which device destruction occurs.

It is a third objective of the present invention to provide a thin-film diode semiconductor device having an improved degree of stability of reverse-bias breakdown voltage.

To attain the above objectives, a semiconductor device according to the present invention is configured as a layer of polycrystalline silicon which is formed upon a predetermined region of an insulating film which covers a substrate surface, with mutually adjacent P-type regions and N-type regions formed in said polycrystalline silicon layer, each of said regions being of rectangular shape, to thereby form at least one PN junction extending substantially rectilinearly, with respective ends of said PN junction being defined by two opposing sides of said polycrystalline silicon layer.

To manufacture a semiconductor device according to the present invention, a method is utilized comprising:

a step of forming an insulating film upon a substrate;
a step of forming a layer of polycrystalline silicon upon a predetermined region of said insulating film;
a step of performing oxidation of a surface of said polycrystalline silicon layer to form a first thermal oxidation film;

a step of removing said first thermal oxidation film;
a step of again performing oxidation of said surface of said polycrystalline silicon layer to form a second thermal oxidation film;

a step of performing selective implantation of impurities in predetermining regions of said polycrystalline silicon layer such as to form at least one P-type region and at least one N-type region disposed mutually adjacent, each of said P-type region and N-type region being of rectangular shape, to thereby form at least one PN junction

having opposite ends thereof defined by two opposing sides of said polycrystalline silicon layer and;
a step of forming connecting leads of predetermined shape upon predetermined regions of said polycrystalline silicon layer.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a cross-sectional view of a semiconductor device which has been proposed in the prior art;

Fig. 2 is a plan view of the device of Fig. 1;

Fig. 3 is an electrical circuit diagram of the device of Fig. 1;

Figs. 4(a) to (g) are cross-sectional views for illustrating a manufacturing processing sequence of a first embodiment of the present invention;

Fig. 5 is a plan view of a first embodiment of a semiconductor device according to the present invention;

Fig. 6 is an electrical circuit diagram of the first embodiment;

Fig. 7 is a graph showing the relationship between annealing time and temperature, and density of free electrons;

Fig. 8 shows relationships between PN junction length and destructive level of current;

Figs. 9(a) to (c) are conceptual plan views for illustrating various diode configurations, where;

Figs. 10(a) and (b) show respective voltage/current electrical characteristics of diodes shown in Figs. 9(a) and (b) and;

Fig. 10 (c) is an electrical circuit diagram to illustrate a measurement condition for Figs. 10(a) and (b);

Fig. 11 is a diagram showing levels of breakdown voltage of the diodes of Figs. 9(a) to (c);

Fig. 12 is an electrical circuit diagram for illustrating measurement conditions of Fig. 11.

Fig. 13 is a cross-sectional view of a modification of the first embodiment of the invention;

Fig. 14 is a cross-sectional view of a second embodiment of a semiconductor device according to the present invention;

Fig. 15 is a plan view of the second embodiment; and

Fig. 16 is an electrical circuit diagram of the semiconductor device of the second embodiments;

DESCRIPTION OF PREFERRED EMBODIMENTS

A first embodiment of a semiconductor device according to the present invention, and the method of manufacture of this embodiment, will be described referring to Figs. 4(a) to (g), 5 and 6. Figs. 4(a) to (g) are cross-sectional views for illustrating successive steps in the manufacturing process for the first embodiment, Fig. 5 is a plan view of a semiconductor device according to the first embodiment, and Fig. 6 is an electrical circuit diagram of this embodiment. The process of manufacturing the device is as follows. Firstly, as shown in

Fig. 4(a), an insulating film 22 consisting of a thermal oxidation film is formed over the entire area of a main surface of a semiconductor substrate 21 which is formed of a material such as single-crystal silicon. The insulating film 22 is formed by thermal oxidation to a thickness of approximately 1 μm , under conditions of 1050° C temperature, and wet HCl. Next, as shown in Fig. 4(b), a layer of non-doped polycrystalline silicon is formed on the insulating film 22 to a thickness of approximately 4000 Å, by a process such as CVD (chemical vapor deposition) under deposition conditions of approximately 600° C. Patterning of the resultant polycrystalline silicon layer is then executed, by lithography and dry etching process, such as reactive ion etching (RIE). A single "island" 23 of polycrystalline silicon is thereby formed upon the insulating film, having a predetermined area and at a predetermined position. The surface of the polycrystalline silicon island 23 will not be smooth, but will contain convex and concave irregularities, as a result of the effects of variations in the deposition conditions during deposition of the polycrystalline silicon layer, and the effects of the RIE etching process, etc.

Next, as shown in Fig. 4(c), thermal oxidation of the surface of the polycrystalline silicon island 23 is performed at a temperature in the range 900 to 1200° C, preferably under conditions of approximately 1050° C temperature and a dry O₂ gas atmosphere, to thereby form an oxide film 24 to a thickness which is in the range 600 to 700 Å. The thermal oxidation film 24 which is thus formed will conform to the irregularities which exist on the surface of the polycrystalline silicon island 23 prior to this step of oxidation. However upon completion of this step of thermal oxidation, the surface of the polycrystalline silicon island 23 will become substantially flat and smooth.

Next, as shown in Fig. 4(d), the thermal oxidation film 24 is removed by lithography and etching, (for example by using a fluoric acid solvent). As shown in Fig. 4(e), thermal oxidation is then again performed, to form a thermal oxidation film 25 having a thickness which is in the range 500 to 700 Å. The processing conditions in this case are preferably a temperature of 1000° C approximately, a dry O₂ gas atmosphere, and a duration of approximately 50 minutes, followed by an N₂ gas atmosphere for approximately 20 minutes. Due to the fact that this thermal oxidation film 25 is formed upon a surface of the polycrystalline silicon island 23 which has been made substantially flat and smooth, the surface of the thermal oxidation film 25 itself will also be substantially flat and smooth. High temperature annealing is now performed, e.g. at a temperature of approximately 1170° C, in an inert gas atmosphere such as N₂, for 170 minutes, to thereby improve the quality of the polycrystalline silicon. As shown in Fig. 7, if this high temperature annealing is carried out at a temperature which is higher than 1100° C, and for a time which of 15 minutes or more, then the free electron density in the polycrystalline silicon can be lowered, and minute defects can be reduced. A significant improvement in the quality of the polycrystalline silicon can thereby be attained.

Next, a series of steps are performed consisting of coating with resist and exposure to light, selective removal of the resist, followed by ion implantation. As a result, as shown in Fig. 4(f), P+ regions 23a and N+ regions 23b are formed in the polycrystalline silicon island 23. To form the P+ regions 23a, implantation of an impurity such as boron is executed, utilizing 40 KeV and 8×10^{14} dose. The N+ regions 23b are formed by implantation of an N-type impurity such as phosphorus, using 100 KeV and 5×10^{15} dose. As shown in Fig. 5, each of the regions of the N+ regions 23b and P+ regions 23a is formed in the shape of a rectangle, with successively positioned ones of the N+ regions 23b and P+ regions 23a being disposed mutually adjacent, in a sequentially alternating manner as shown. In this way a plurality of PN junctions are formed at substantially equidistant spacings, extending from one edge of the polycrystalline silicon island 23 to the opposite edge thereof. Terminals of the set of PN junctions thus produced are formed on portions of the the polycrystalline silicon island 23 adjacent to the aforementioned opposing edges of island 23. Next, thermal processing is performed at a temperature in the range 1000 to 1100° C, for 20 minutes or more, in an inert gas atmosphere such as N₂. In this processing, driving in of the impurities which have been implanted in the polycrystalline silicon is performed while at the same time boron is drawn out of the P+ regions 23a to be shifted to an insulating layer to perform segregation. This withdrawal of boron makes use of a difference between the segregation coefficients of boron and phosphorus. As a result of this processing, the surface concentration is lowered, thereby increasing the breakdown voltage of the completed device.

Next, as shown in Fig. 4 (g), an inter-layer insulating film 26 consisting of BPSG deposited to a thickness of approximately 7000 Å is formed upon the thermal oxidation film 25 of the polycrystalline silicon island 23, and lead-out apertures are formed in this inter-layer insulating film 26. Electrodes 27a and 27b are then respectively formed, of a material such as Al-Si, on one of the P+ regions 23a which is positioned adjacent to one edge of the polycrystalline silicon island 23, and one of the N+ regions 23b which is positioned adjacent to the opposite edge of island 23, and a set of electrodes 27c are formed such as to electrically connect each of mutually adjacent pairs of the N+ regions 23b and P+ regions 23a as shown.

The device which is formed by the manufacturing process described above consists of a plurality of diodes which are connected in series as shown in Fig. 6. In Fig. 6, the arrow indicates the direction of forward current flow.

With the first embodiment of the present invention described above, a plurality of PN junctions are formed, each having a junction length which is identical to the width of the polycrystalline silicon island 23. Thus, it is not necessary to provide excessively long junction portions such as are required in the case of the prior art device described hereinabove with reference to Figs. 1, 2 and 3. Hence, excellent efficiency of area utilization is

attained with this first embodiment of the present invention, enabling a high level of device integration to be implemented.

Furthermore with the first embodiment of the present invention described above, if the PN junction length is assumed to be designed to be equal to that of PN junction length of the peripherally innermost PN junction in the prior art example of Figs. 1 to 3, then the first embodiment of the present invention will provide a reduction of required area by a factor of 1/3 by comparison with that prior art device.

With the first embodiment of the present invention described above, a plurality of PN junctions are formed which extend from one side of the polycrystalline silicon island 23 (which is formed in a rectangular shape) to the opposite side, positioned at equidistant spacings. It should be noted that the term "side" as applied in this description and in the appended claims to a polycrystalline layer or to a region of such a layer has the significance of a linear portion of the peripheral boundary of that layer or region, extending between two corners of that boundary, as viewed in a direction normal to the substrate plane. Terminals of the device are formed adjacent to these opposing sides of the island 23. Due to this configuration, no corners of PN junctions are formed, so that concentration of current flow such as that described for the example of Figs. 1 to 3 does not occur, i.e. an even distribution of current flow is achieved throughout each of the PN junctions. Thus, the level of applied energy at which device destruction begins (as defined hereinabove) is reduced. Fig. 8 graphically illustrates relationships between PN junction length and levels of maximum current against destruction, with curve A being the characteristic in the case of a diode which is manufactured by utilizing the technical concepts of the present invention, i.e. a diode having a structure as illustrated in the conceptual plan view of Fig. 9(a). This type of diode will be referred to in the following as sample A. Curve B is the characteristic for the case of a prior art type of diode having a P+ region formed within an N+ region, as illustrated in Fig. 9(b), this diode being referred to in the following as sample B. Curve C is the characteristic for the case of a diode which is formed by a prior art process, which is shaped such that each PN junction includes a number of corner portions. This diode will be referred to in the following as sample C. The respective values of destructive current density (where destructive current density = maximum current against destructive/PN junction length) obtained from these characteristics are as follows. In the case of characteristic A, 1.65 mA/μm, for characteristic B, 0.88 mA/μm, and for characteristic C, 0.61 mA/μm. It can thus be understood that the lower the number of corner portions of the PN junction of a diode, the lower will be the destructive current density, and that sample A provides the highest level of destructive current density. Thus, if each of these types of diode were required to have an identical value of maximum current against destruction, then sample A would have the shortest PN junction length and hence would occupy the

smallest area. As described above, sample A provides the highest value of maximum current against destruction due to the fact that an even distribution of current flow in the PN junction is attained.

Figs. 10(a) and 10(b) show voltage/current characteristics when a reverse bias voltage applied to a diode which is connected in the circuit in Fig. 10 (c). Fig. 10(a) shows the characteristics for the case of sample A of Fig. 9(a) described above, while Fig. 10(b) shows the characteristic for the case of sample B of Fig. 9(b). The respective values of breakdown voltage are 6.04 V for sample A, and 5.97 V for sample B. It can thus be understood that a diode configuration according to the present invention provides the higher value of breakdown voltage. It is important to note the bend portion in the characteristic of Fig. 10(b), indicated by the arrow in that figure. This bend portion corresponds to breakdown occurring at a corner portion of a PN junction region. Specifically, two types of breakdown occur, i.e. that which occurs in a corner portion of a PN junction and that which occurs in a linear portion of a junction. The value of breakdown voltage in the case of a corner portion is lower than that of a linear portion of a PN junction, and this is the reason for the occurrence of the aforementioned bend in the characteristic. Fig. 11 is a diagram showing respective amounts of change in the value of breakdown voltage which occur during a specific period of operation at high temperature, for each of the diode samples A, B and C described above. The values shown in Fig. 11 were obtained by connecting each type of diode in a circuit of the form shown in Fig. 12, and passing a current of 1 mA through the diode for 3 hours at a temperature of 150° C. As can be understood from Fig. 11, sample A displays by far the lowest amount of variation of breakdown voltage by comparison with samples B and C. It can thus be understood that a diode manufactured by the method of the present invention is highly suited for use as a zener diode, since a highly stable voltage/current characteristic can be obtained.

The effects obtained by the present invention have been described in the above on the basis of data obtained from experiments. In the manufacturing process for the first embodiment described above, the following measures are taken in order to increase the value of maximum current against destruction. Firstly, two thermal oxidation films are successively formed on the surface of the polycrystalline silicon island 23 under specific predetermined conditions. After forming the first thermal oxidation film 24, it is removed, then the second thermal oxidation film 25 is formed. As a result, the surface of the polycrystalline silicon island 23 and hence the surface of the thermal oxidation film 25 are each made substantially flat and smooth, thereby reducing regions of concentration of electric field resulting from irregularities of these surfaces. In addition, due to the thorough degree of cleansing of the surface of the polycrystalline silicon island 23 which is achieved, the level of leakage current of the completed device is made small.

Furthermore, boron is withdrawn from the P+

regions 23a at the same time that driving in of the implanted impurities in the polycrystalline silicon takes place. As a result of this withdrawal of boron, a lower surface density is produced on the upper face and side faces of the two regions positioned at opposing sides of the polycrystalline silicon island 23 on which terminal electrodes 27a and 27b of the PN junctions are formed. Due to this, the breakdown voltage of the device is increased, and a high level of maximum current against destruction is ensured for these terminal portions. The value of maximum current against destruction of each of these terminal regions of the polycrystalline silicon island 23 is determined by the distances between these regions and the electrodes 27a, 27b and 27c which are formed on the island 23. With the electrodes 27a, 27b and 27c formed at the positions shown in Fig. 5, the distances between these terminal regions and other semiconductor regions are made longer than the distances between these terminal regions and the electrodes. The resistance between these terminal regions and the other semiconductor regions is accordingly increased, thereby serving to reduce the level of leakage current.

The first embodiment of the present invention has been described above for the case of a semiconductor device which consists only of diodes formed from polycrystalline silicon upon an insulating film 22. However it is equally possible to form other semiconductor elements on the insulating film 22, or as shown in Fig. 13, to form other semiconductor elements within the semiconductor substrate. In the example of Fig. 13, an N-type semiconductor substrate 1a is utilized to form a power MOS transistor. After forming a P-type diffusion layer 28 and an N+ diffusion layer 29 within the semiconductor substrate 1a, by diffusion technology which is well known in the art, a polycrystalline silicon region 23c is selectively formed through the insulating film 22 to serve as a gate electrode of the MOS transistor. Thereafter, an inter-layer insulating film 26 and an electrode 27d are sequentially formed, by similar processing steps to those described above for the first embodiment of the present invention, to thereby configure a power MOS transistor.

A second embodiment of a semiconductor device according to the present invention will now be described, referring to Figs. 14, 15 and 16. Fig. 14 is a cross-sectional view of the second embodiment, Fig. 15 is a plan view of the embodiment, and Fig. 16 is an electrical circuit diagram of the embodiment. The second embodiment consists substantially of the first embodiment described above, with the electrodes 27c being omitted. The second embodiment further differs from the first embodiment in that both of the outermost semiconductor regions, i.e. the terminal regions of the polycrystalline silicon island 23 on which the terminals 27a and 27b are formed, are N+ regions 23b, which are formed by selective ion implantation as described hereinabove for the first embodiment. The manufacturing process for the second embodiment is substantially identical to that of the first embodiment, so that further description will be omitted. Reference numerals in Figs. 14 and 15 corresponding to numerals in Figs. 4

and 5 denote identical components of the first and second embodiments. The electrical circuit of the device of the second embodiment is as shown in Fig. 16, consisting of a plurality of diodes connected in series, with the successive PN junctions thereof being of alternatively opposing conduction directions. Such a device is suitable for use as a zener diode.

As described in the above, each of the embodiments of the present invention consists of a layer of polycrystalline silicon formed on a predetermined region of an insulating film which has been formed over a substrate, with a plurality of P-type regions and N-type regions each of rectangular shape being formed in the polycrystalline silicon as successive mutually adjacent pairs of a P-type region and N-type region, thereby forming respective PN junctions between each of these pairs, with opposing ends of each of these PN junctions being defined by respective opposing sides of the polycrystalline silicon layer.

Furthermore with both the first and second embodiments described above, the polycrystalline silicon layer is shaped to have first and second mutually opposed sides disposed substantially mutually parallel, with first and second mutually opposed sides of each of the P-type regions and N-type regions being respectively defined by the first and second sides of the polycrystalline silicon layer.

Moreover, with both the first and second embodiments described above, as is made clear in the plan view of Figs. 5 and 15, the polycrystalline silicon layer is formed into a substantially rectangular shape, with a third side of a first outermost region of the P-type regions and N-type regions disposed at a third side of the polycrystalline silicon layer having a third side thereof defined by that third side of the polycrystalline silicon layer and a second outermost region disposed at a fourth side of the polycrystalline silicon layer, (i.e. opposite to the first outermost region) and having a third side thereof defined by that fourth side of the polycrystalline silicon layer, and with a first terminal electrode being formed on the first outermost region and a second terminal electrode being formed on the second outermost region.

However it should be noted that the present invention is not limited to the configurations which have been described above for the first and second embodiments, and that various changes and modifications to these embodiments may be envisaged. For example, rather than forming a plurality of PN junctions on the insulating film 22, it would be equally possible to form only a single PN junction. Furthermore it would be equally possible to form two or more polycrystalline islands, with PN junctions formed in each of these.

Claims

1. A semiconductor device configured as a layer of polycrystalline silicon which is formed upon a predetermined region of an insulating film covering a substrate surface, with mutually

adjacent P-type regions and N-type regions formed in said polycrystalline silicon layer, each of said regions being of rectangular shape, to thereby form at least one PN junction extending substantially rectilinearly, with respective ends of said PN junction being defined by two opposing sides of said polycrystalline silicon layer.

2. A semiconductor device according to claim 1, comprising successively alternating ones of said P-type regions and N-type regions, forming a plurality of PN junctions connected in series.

3. A semiconductor device according to claim 1, further comprising a thermal oxidation film formed over at least a portion of a surface of said polycrystalline silicon layer in which said at least one PN junction is formed.

4. A semiconductor device according to claim 3, in which said said surface of said polycrystalline silicon layer is rendered substantially flat and smooth prior to formation of said thermal oxidation film thereon.

5. A semiconductor device according to claim 2, in which said polycrystalline silicon layer is formed with first and second mutually opposed sides disposed substantially mutually parallel, and in which first and second mutually opposed sides of each of said P-type regions and N-type regions are respectively defined by said first and second sides of said polycrystalline silicon layer.

6. A semiconductor device according to claim 5, in which said polycrystalline silicon layer is formed on said insulating film to have a substantially rectangular shape, and in which a first outermost region of said P-type regions and N-type regions has a third side thereof defined by a third side of said polycrystalline silicon layer and a second outermost region of said P-type regions and N-type regions disposed in opposition to said first outermost region has a third side thereof defined by a fourth side of said polycrystalline silicon layer, and in which a first terminal electrode is formed on said first outermost region and a second terminal electrode is formed on said second outermost region.

7. A semiconductor device according to claim 6, further comprising a plurality of electrodes formed to respectively connect alternately positioned ones of said PN junctions.

8. A method of manufacturing a semiconductor device, comprising:

a step of forming an insulating film upon a substrate;

a step of forming a layer of polycrystalline silicon upon a predetermined region of said insulating film;

a step of performing oxidation of a surface of said polycrystalline silicon layer to form a first thermal oxidation film;

a step of removing said first thermal oxidation film;

a step of again performing oxidation of said

surface of said polycrystalline silicon layer to form a second thermal oxidation film;

a step of performing selective implantation of impurities in predetermined regions of said polycrystalline silicon layer such as to form at least one P-type region and at least one N-type region disposed mutually adjacent, each of said P-type region and N-type region being of rectangular shape, to thereby form at least one PN junction having opposite ends thereof defined by two opposing sides of said polycrystalline silicon layer and;

a step of forming connecting leads of predetermined shape upon predetermined regions of said polycrystalline silicon layer.

9. A manufacturing method according to claim 8, in which said step of forming said first thermal oxidation film is performed at a temperature which is in the range 900 to 1200° C.

10. A manufacturing method according to claim 8, further in which after forming said second thermal oxidation films, a step of thermal processing in an inert gas atmosphere is executed.

11. A manufacturing method according to claim 10, in which said thermal processing is performed at a temperature of at least 1100° C, for a duration of at least 15 minutes.

12. A manufacturing method according to claim 8, in which after said step of forming at least one PN junction, thermal processing is executed at a temperature in the range 1000 to 1100° C in an inert gas atmosphere.

13. A manufacturing method according to claim 8, in which said polycrystalline silicon layer is formed in a substantially rectangular shape, in said step of formation thereof.






FIG. 4a.




FIG. 4b.




FIG. 4c.




FIG. 4d.





FIG. 4e.



0263711

FIG. 4f.




FIG. 4g.




FIG.5.




FIG.6.




FIG. 7.





FIG. 8.



0263711

FIG.9a.




FIG.9b.






FIG.9c.




0263711



A

FIG.10a.



B

FIG.10b.




FIG.10c.

02637.11

FIG.11.




FIG.12.




FIG. 13.




FIG.14.




FIG.15.





FIG.16.



THIS PAGE BLANK (USPTO)

12

EUROPEAN PATENT APPLICATION

21 Application number: **87308923.9**

51 Int. Cl.: **H 01 L 29/91**

22 Date of filing: **08.10.87**

30 Priority: **08.10.86 JP 239658/86**

43 Date of publication of application:
13.04.88 Bulletin 88/15

84 Designated Contracting States: **DE FR GB IT**

89 Date of deferred publication of search report:
31.08.88 Bulletin 88/35

71 Applicant: **NIPPONDENSO CO., LTD.**
1, 1-chome, Showa-cho
Kariya-shi Aichi-ken (JP)

72 Inventor: **Tsuzuki, Yukio 15, Aza Bishamon**
Oaza Hishliike Kouda-cho
Nukata-gun Aichi-ken (JP)

Yamaoka, Masami
195, Shindandome Sasame-cho
Anjo-shi Aichi-ken (JP)


Muto, Hiroshi
Nippondenso Seimei-ryo 3-406 7-12, Tenno-cho
Kariya-shi Aichi-ken (JP)

74 Representative: **Hartley, David et al**
c/o Withers & Rogers 4 Dyer's Buildings Holborn
London, EC1N 2JT (GB)

54 Improved structure and manufacturing method for thin-film semiconductor diode device.

57 A structure and manufacturing method for a thin film semiconductor device consisting of a single diode or a plurality of diodes connected in series, the device being formed of at least one pair of mutually adjacent P-type (23a) and N-type (23b) regions formed in a layer of polycrystalline silicon (23) deposited on an insulating film (22) upon a substrate (21), to thereby define at least one PN junction. Each of the P-type regions and N-type regions is shaped as a rectangle, with opposite ends of each PN junction formed between these regions being respectively defined by two opposing sides of the polycrystalline silicon layer. Since each of the PN junctions is substantially rectilinear, an even distribution of current flow through each PN junction is attained, whereby a high resistance to destruction and an extremely stable value of reverse bias breakdown voltage are achieved.

FIG. 4 f.





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 87 30 8923

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
X	EP-A-0 183 562 (WANG) * Figures 1,4,6,7; page 5, lines 6-21; page 6, line 31 - page 8, line 9 *	1,3-7	H 01 L 29/91
A	---	12,13	
X	JOURNAL OF APPLIED PHYSICS, vol. 57, no. 4, February 1985, pages 1190-1193, American Institute of Physics, Woodbury, New York, US; Y. SAITO et al.: "I-V characteristics of polycrystalline silicon with n+pn+ structure" * Figure 1; paragraph 2 *	1,3-7	
A	EP-A-0 190 423 (SHIRAI) * Figures 5,11; abstract; page 9, lines 18-23; page 10, lines 4-10 *	2,3	
A	US-A-3 988 769 (ANTHONY) * Figure 4; abstract *	7	
A	US-A-4 178 396 (OKANO) * Abstract; figures 2A-2D *	8	TECHNICAL FIELDS SEARCHED (Int. Cl.4) H 01 L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 06-06-1988	Examiner MIMOUN B.J.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P0401)